RE: How to change mtu on a 2600 ethernet intf.

From: Brian Dennis (brian@labforge.com)
Date: Fri May 23 2003 - 15:26:23 GMT-3


No it's not an IOS issue.

From CCO:
Note that Cisco IOS doesn't support changing the physical MTU on a LAN
interface (such as Ethernet or Token Ring).

Maybe you could explain why you are trying to change the MTU to begin
with? Did you by chance want to change the IP MTU?

Brian Dennis, CCIE #2210 (R&S/ISP-Dial/Security)

-----Original Message-----
From: nobody@groupstudy.com [mailto:nobody@groupstudy.com] On Behalf Of
Oliver Ziltener
Sent: Friday, May 23, 2003 10:09 AM
To: ccielab@groupstudy.com
Subject: How to change mtu on a 2600 ethernet intf.

Hello
is my problem related to the IOS version?
thanks Oliver

R4(config)#inter e0/0
R4(config-if)#m
R4(config-if)#mt
R4(config-if)#mtu ?
  <64-18000> MTU size in bytes

R4(config-if)#mtu 1000
% Interface Ethernet0/0 does not support user settable mtu.
% At least one member of the channel group 0 is not a 2FE port adapter
R4(config-if)#
R4(config-if)#
R4(config-if)#
R4(config-if)#

R4#show ver
Cisco Internetwork Operating System Software
IOS (tm) C2600 Software (C2600-JK2O3S-M), Version 12.1(5)T9, RELEASE
SOFTWARE (fc1)
TAC Support: http://www.cisco.com/tac
Copyright (c) 1986-2001 by cisco Systems, Inc.
Compiled Sun 24-Jun-01 08:57 by cmong
Image text-base: 0x80008088, data-base: 0x814CE3A0

ROM: System Bootstrap, Version 11.3(2)XA4, RELEASE SOFTWARE (fc1)

R4 uptime is 1 hour, 30 minutes
System returned to ROM by reload at 01:38:50 UTC Mon Mar 1 1993
System image file is "flash:c2600-jk2o3s-mz.121-5.T9.bin"

cisco 2611 (MPC860) processor (revision 0x203) with 56320K/9216K bytes
of
memory.
Processor board ID JAD0419085H (2521747323)
M860 processor: part number 0, mask 49
Bridging software.
X.25 software, Version 3.0.0.
SuperLAT software (copyright 1990 by Meridian Technology Corp).
TN3270 Emulation software.
2 Ethernet/IEEE 802.3 interface(s)
2 Serial(sync/async) network interface(s)
32K bytes of non-volatile configuration memory.
16384K bytes of processor board System flash (Read/Write)

Configuration register is 0x2102

R4#



This archive was generated by hypermail 2.1.4 : Mon Jun 02 2003 - 15:13:47 GMT-3