From: C. Warren (chwarren@xxxxxxx)
Date: Mon Jun 10 2002 - 23:53:25 GMT-3
I'll assume your ip add's are pingable from each side.....at any
rate....why is the ipx network number different on each end of the
tunnel??? Worked fine here with 12.1.14.
> -----Original Message-----
> From: nobody@groupstudy.com [mailto:nobody@groupstudy.com] On
> Behalf Of Tu Nguyen
> Sent: Monday, June 10, 2002 7:57 PM
> To: ccielab@groupstudy.com
> Subject: ipx over gre tunnel
>
>
> Hi,
>
> I would wonder if anyone have a unique trick of getting ipx
> eigrp to work over GRE tunnel or over ppp. I am not having
> any luck getting it to work at all, appreciate if a sample
> config is display.
>
> Thanks in advanced.
>
> Tu
>
> Here is mine version, but it's not working.
>
> R2
>
> !
> ipx routing 00b0.6491.ae01
> !
> interface Tunnel0
> no ip address
> ip mtu 1440
> ipx network 22
> tunnel source 20.0.0.2
> tunnel destination 30.0.0.3
> !
> ipx router eigrp 90
> network 22
> !
> ipx router rip
> no network 22
> !
>
> R3
> ipx routing 0004.c135.ece0
> !
> interface Tunnel0
> no ip address
> ip mtu 1440
> ipx network 33
> tunnel source 30.0.0.3
> tunnel destination 20.0.0.2
> !
> ipx router eigrp 90
> network 33
> !
>
> I have also configures the ipx eigrp for the serial
> interface, which is a back-to-back T1(ppp) link between the
> two routers but still not working.
>
> R3
> Cisco Internetwork Operating System Software
> IOS (tm) C2600 Software (C2600-JK9O3S-M), Version 12.2(7b),
> RELEASE SOFTWARE (fc1) Copyright (c) 1986-2002 by cisco
> Systems, Inc. Compiled Tue 05-Mar-02 07:44 by pwade Image
> text-base: 0x80008088, data-base: 0x81540B40
>
> ROM: System Bootstrap, Version 11.3(2)XA4, RELEASE SOFTWARE (fc1)
>
> R3 uptime is 49 minutes
> System returned to ROM by reload
> System image file is "flash:c2600-jk9o3s-mz.122-7b.bin"
>
> cisco 2621 (MPC860) processor (revision 0x102) with
> 60416K/5120K bytes of memory. Processor board ID JAD045244JH
> (1699577316) M860 processor: part number 0, mask 49 Bridging
> software. X.25 software, Version 3.0.0. SuperLAT software
> (copyright 1990 by Meridian Technology Corp). TN3270
> Emulation software. Basic Rate ISDN software, Version 1.1. 2
> FastEthernet/IEEE 802.3 interface(s)
> --More--
> 00:49:34: %SYS-5-CONFIG_I: Configured from console 2 Serial network
> interface(s)
> 4 ISDN Basic Rate interface(s)
> Integrated NT1's for 4 ISDN Basic Rate interfaces
> 32K bytes of non-volatile configuration memory.
> 16384K bytes of processor board System flash (Read/Write)
>
> Configuration register is 0x2102
>
> R2
>
> R2#sh
> 00:51:03: %SYS-5-CONFIG_I: Configured from console by console
> R2#sh ver
> Cisco Internetwork Operating System Software
> IOS (tm) 3600 Software (C3640-JK9O3S-M), Version 12.2(7b),
> RELEASE SOFTWARE (fc1) Copyright (c) 1986-2002 by cisco
> Systems, Inc. Compiled Tue 05-Mar-02 01:14 by pwade Image
> text-base: 0x600089A8, data-base: 0x61684000
>
> ROM: System Bootstrap, Version 11.1(20)AA2, EARLY DEPLOYMENT
> RELEASE SOFTWARE (fc1)
>
> R2 uptime is 51 minutes
> System returned to ROM by reload
> System image file is "flash:c3640-jk9o3s-mz.122-7b.bin"
>
> cisco 3640 (R4700) processor (revision 0x00) with
> 123904K/7168K bytes of memory. Processor board ID 17652080
> R4700 CPU at 100Mhz, Implementation 33, Rev 1.0 Bridging
> software. X.25 software, Version 3.0.0. SuperLAT software
> (copyright 1990 by Meridian Technology Corp). TN3270
> Emulation software. Primary Rate ISDN software, Version 1.1.
> Basic Rate ISDN software, Version 1.1. 2 FastEthernet/IEEE
> 802.3 interface(s) 26 Serial network interface(s) 4 ISDN
> Basic Rate interface(s) 2 Channelized T1/PRI port(s) 2 Voice
> FXS interface(s) Integrated NT1's for 4 ISDN Basic Rate
> interfaces DRAM configuration is 64 bits wide with parity
> disabled. 125K bytes of non-volatile configuration memory.
> 32768K bytes of processor board System flash (Read/Write)
>
> Configuration register is 0x2102
This archive was generated by hypermail 2.1.4 : Tue Jul 02 2002 - 08:12:31 GMT-3