Feasibility condition in EIGRP is used to avoid routing loops
Can anyone explain me in how it avoids loops wid a small topology
R1----------------------R2------------------------R3----------------R4
| | |
| | |
| | |
R5----------------------R6---------------------------------------------|
Blogs and organic groups at http://www.ccie.net
Received on Wed Jan 05 2011 - 23:55:28 ART
This archive was generated by hypermail 2.2.0 : Tue Feb 01 2011 - 07:39:17 ART