Catalyst Switching Architecture

From: Neil G. Legada (nglegada@xxxxxxxxxxx)
Date: Fri Mar 29 2002 - 09:38:16 GMT-3

• Next message: Larson, Chris (Contractor): "RE: Any way to test DE condition in Frame Relay ?"
• Previous message: steven.j.nelson@xxxxxx: "Frame DLCI"
• Next in thread: Lupi, Guy: "RE: Catalyst Switching Architecture"
• Maybe reply: Lupi, Guy: "RE: Catalyst Switching Architecture"
• Maybe reply: Howard C. Berkowitz: "RE: Catalyst Switching Architecture"
• Maybe reply: Frank Jimenez: "RE: Catalyst Switching Architecture"
• Maybe reply: Hansang Bae: "Re: Catalyst Switching Architecture"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

   
Hi Group,

Anybody got a good explanation (or links) about the differences and
advantages between crossbar, shared bus (central/distributed) and shared
memory swithing architectures ??? Also those terms as blocking and
non-blocking, there significance on switching performance.

Appreciate any response.

Thanks and regards,
Neil

• Next message: Larson, Chris (Contractor): "RE: Any way to test DE condition in Frame Relay ?"
• Previous message: steven.j.nelson@xxxxxx: "Frame DLCI"
• Next in thread: Lupi, Guy: "RE: Catalyst Switching Architecture"
• Maybe reply: Lupi, Guy: "RE: Catalyst Switching Architecture"
• Maybe reply: Howard C. Berkowitz: "RE: Catalyst Switching Architecture"
• Maybe reply: Frank Jimenez: "RE: Catalyst Switching Architecture"
• Maybe reply: Hansang Bae: "Re: Catalyst Switching Architecture"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.4 : Thu Jun 13 2002 - 10:57:25 GMT-3